ABSTRACT Due to its ultrathin feature, graphene has been recently proposed as diffusion barrier layer for Cu wires. This paper is geared toward developing an equivalent single-conductor (ESC) transmission-line (TL) model for analysis of Cu-graphene interconnects, i.e., Cu wires encapsulated with graphene barriers. Based on the ESC TL model, electrical performances of Cu-graphene interconnects are examined and evaluated. It is shown that the time delay and temperature rise can be reduced by replacing the conventional diffusion barriers in the Cu/low-k interconnect with the graphene barriers.
I. INTRODUCTION
Unlike transistors, the scaling of interconnect dimensions into the nanometer regime leads to a dramatic rise in Cu resistivity and a concomitant performance degradation [1] , [2] . At the current technology node, the Cu effective resistivity is several times higher than its bulk value, and the interconnect delay is dominant over the gate delay.
To cope with the dominant interconnect effects, alternative materials and technologies have been continuously explored. For instance, graphene was proposed as a promising candidate, and efforts on the development of graphene interconnects were exerted on the aspects of either modeling or fabrication [3] - [7] . In order to reduce the graphene resistance, few-and multi-layer graphene materials (FLG and MLG) were used for building on-chip interconnects [8] . However, the thickness of MLG, even produced by the state-of-the art technologies, cannot satisfy the requirements, in particular, for global levels. Moreover, graphene tends to behave more like graphite as the number of layer increases [9] , [10] . As these innovative solutions are immature, the conventional Cu/low-k interconnect technology may be still the most foreseeable choice for the near future technology nodes [11] .
It is known that a highly resistive diffusion barrier layer can adversely reduce the effective area of conduction, and this negative impact worsens with shrinking dimensions.
Hence, the barrier layer has a growing influence on the Cu effective resistivity and ultimately on the chip performance [1] . It is essential to fabricate low resistivity and ultrathin barrier layer around the Cu interconnect [12] . However, depositing an ultrathin barrier layer remains a critical challenge, and currently, the related materials and techniques to fabricate a barrier layer with thickness less than 2 nm are still challenging. Two-dimensional (2-D) materials, including graphene, hexagonal boron nitride and molybdenum disulfide, were proposed as excellent candidates for ultimate Cu diffusion barrier layer [13] - [18] . It was experimentally found that tri-layer graphene barrier layer exhibits excellent thermal stability up to 750 • C [14] . Furthermore, the intrinsic barrier performance of 1-3 layer graphene was investigated by timedependent dielectric breakdown (TDDB) tests [15] , [18] . A lumped-element resistance network model of the Cu wire encapsulated with graphene barriers (i.e., the Cu-graphene interconnect) was presented in an earlier work [19] . Such interconnects were successfully realized [20] , and it was demonstrated that the performances and reliability of the Cu wire can be enhanced by employing the graphene barriers [21] - [23] . More recently, a transfer-free and low temperature plasma-enhanced chemical vapor deposition process was developed in [24] to deposit graphene barrier directly on dielectrics, which greatly promotes this interconnect scheme in the practical applications. As the low-temperature deposition techniques for producing graphene on Cu and dielectric have been developed [20] , [17] , [24] , the fabrication of the Cu-graphene interconnects can be presumably compatible to the CMOS technology. In order to obtain in-depth understanding of the Cu-graphene interconnect, the electrical and thermal performance evaluation and the signal transmission analysis are needed, which is the main motivation behind this study.
The rest of this paper is organized as follows. Section II briefly describes the Cu-graphene interconnect, and an equivalent single-conductor (ESC) transmission line (TL) model is developed. Section III examines the effective resistivity of the Cu-graphene interconnect in comparison with its Cu counterpart. Then, comparative analyses of delay and bandwidth of the Cu-graphene interconnects with various physical parameters are carried out by virtue of a driver-interconnectload (DIL) system. Section IV focuses on the signal transmission performance of coupled Cu-graphene interconnects. The electrothermal characteristics of the Cu-graphene interconnects are captured and investigated in Section V. Finally, Section VI draws some conclusions. Fig. 1(a) shows a typical interconnect structure. In this figure, w and t represent the interconnect width and thickness, respectively, s is the spacing between adjacent interconnects, and h is the interlayer dielectric (ILD) thickness. The relative permittivity of the medium surrounding the conductor is denoted by ε r . Here, it is assumed that s = w. Fig. 1(b) shows the schematic of Cu-graphene interconnect, i.e., Cu wire encapsulated with graphene layers. Herein, w Cu (= w−2t g ) and t Cu (= t −2t g ) are the effective width and thickness of the central Cu wire, respectively. Without loss of generality, the layer number of the surrounding graphene barriers is set as N , and the graphene thickness is t g = N δ, where the interlayer spacing δ is 0.34 nm, i.e., van der Waal's gap.
II. CIRCUIT MODEL
The resistance network of Cu-graphene interconnect has been established in an earlier work [19] , with the contact resistance between the central Cu wire and the graphene barriers being treated appropriately. It was demonstrated that the graphene barriers can help electrical conduction. With the increasing length, the contact resistance between Cu and the graphene barriers decreases. Once the length is beyond several tens of micrometers, the central Cu wire and the graphene barriers can be treated as being parallel connected at both ends. Hence, the impacts of length and contact on the electrical conduction are negligible. Under such circumstances, the Cu-graphene interconnect can be modeled with an ESC TL model, as shown in Fig. 2 . In Fig. 2 , R d and C d represent the driver resistance and the driver capacitance respectively, C L is the load capacitance, V in and V out are the input and output voltages respectively, and R ESC , L ESC , and C ESC are the per-unit-length (p.u.l.) ESC equivalent resistance, inductance, and capacitance of the Cu-graphene interconnect respectively. At any abscissa, the voltage and current in the ESC TL model satisfy [25] 
, l, and r (1)
where V Cu and I Cu are the voltage and the current of the central Cu respectively, and the superscripts t, b, l, and r represent the respective corresponding quantities when the graphene barrier layers on the top, bottom, left, and right surfaces of the Cu wire are considered. According to the measurements [26] , [27] , the central Cu wire and the graphene barriers can be assumed to be decoupled.
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A. ESC RESISTANCE
The p.u.l. ESC resistance can be calculated by
where R Cu and R j gr (j = t, b, l, and r) are the p.u.l. resistances of the central Cu and the surrounding graphene barriers, respectively. The interactions between the edges of the graphene barriers are neglected in the model as graphene is a typical anisotropic material, and its out-of-plane electrical conductivity is usually 1000 times lower than its in-plane value.
The resistance of the central Cu wire can be calculated by
ρ Cu is the effective Cu resistivity, and it can be described by the Mayadas-Shatzkes model [2] 
where ρ 0 is the Cu bulk resistivity,
is a dimensionless parameter, p Cu is the specularity parameter of the Cu wire (0 for fully diffusive and 1 for fully specular surfaces), λ Cu is the electron mean free path (MFP) of the Cu wire, d g is the average grain size, and R f is the grainboundary reflection coefficient. The Cu bulk resistivity ρ 0 can be written as [28] 
where T is the temperature, m = 1.84, θ = 310.8K, A = 1.809×10
, and the function ϕ is specified as
The electron mean free path (MFP) of the Cu wire can be determined by λ Cu = 6.6 × 10 −16 /ρ 0 according to the theory of the electron gas.
For the graphene barriers with fully specular edges, i.e., the specularity parameter of the graphene p gr is 1, the p.u.l. resistance can be given by [8] 
where h is the Planck's constant, e is the electron charge, λ eff is the effective electron MFP in the graphene, N ch is the number of conducting channels, and l Cu denotes the wire length. Note that the quantum contact resistances of the graphene barriers have been considered in (8) . However, λ eff decreases as p gr decreases. For the graphene barriers with p gr < 1, the p.u.l. resistance can be calculated by
where λ i,eff denotes the effective electron MFP of the ith conduction channel in graphene. The number of conducting channels N ch can be obtained by adding the contributions of each conduction or valence subband [3] 
where E F is the Fermi energy and k B is the Boltzmann's constant. Note that n-type doping and a shifted |E F | of ∼0.5 eV were experimentally observed in the graphene grown on Cu [29] , [30] . Although E F decreases with the distance from the Cu-carbon interface due to the interlayer screening effect [31] , several doping techniques (e.g., edge doping [32] ) have been continuously developed and therefore, |E F | is kept as 0.5 eV unless otherwise stated. The effective MFP of the graphene barrier highly depends on the defects, substrate, and graphene edges. According to the Mattheissen's rule, the electron MFP of the ith conduction channel can be obtained by [4] 
The edge scattering limited MFP λ i,edge can be given by [3] 
where w gr is the width of the graphene barrier and v F is the Fermi velocity. Herein, fully diffusive edges (i.e., p gr = 0) are assumed for the graphene barriers. The electron MFP in graphene due to acoustic phonons λ ac is given as [33] 
where ρ m (= 7.66 × 10 −7 kg/m 2 ) is the 2-D mass density of graphene, v s is the speed of acoustic phonons, N s is the concentration of 2-D electron gas in graphene, and D ac is the acoustic deformation potential.
The effect of the optical phonons on the electron MFP can be calculated according to [33] 
where ω op (= 160meV) is the optical phonon energy, D op (= 2.24 × 10 9 eV/m) is the effective electron-optical phonon coupling, and N op is the phonon occupation numbers given by Bose-Einstein statics.
The electron MFP due to the charged-impurity scatterings is given by [4] , [35] 
where ε 0 is the permittivity in vacuum, ε is the average between the relative permittivity of the substrate and vacuum, Ze is the net charge of the impurity, and N ci is the density of the impurity.
The electron MFP due to the surface polar phonon (SPP) scatterings is approximated by [4] , [33] 
where β ≈ 0.153 × 10 −4 eV, z 0 = 0.35nm is the separation between the graphene sheet and the substrate, [34] .
The electron MFP due to the scatterings with resonant scatterers is given by [33] 
where N rs = 10 10 cm −2 is the concentration of the resonant scatterers and a is the bond length of graphene. Due to the charged impurity and scatterings, the net electron MFP of the graphene placing on SiO 2 substrate at 300 K is calculated to be 100.83 nm, which is much smaller than the MFP of suspending graphene (∼1 µm). Fig. 3 shows the p.u.l. equivalent capacitance and inductance networks of the Cu-graphene interconnect. Taking the graphene barriers placed on the top surface for example, the parasitic circuit elements in Fig. 3 are summarized in Table 1 . The elements for the other surfaces can be calculated similarly. A separation of δ 1 = 0.155 nm is considered between the carbon and Cu atoms according to [36] .
B. ESC CAPACITANCE/INDUCTANCE
The p.u.l. electrostatic capacitance C e can be given by
where C plate , C lowerterminal , C fringe and C upperterminal are the four major components defined in [37] . The p.u.l. magnetic inductance can be obtained by L e = µ 0 ε 0 ε r /C e . For the Cu-graphene interconnect, the p.u.l. equivalent capacitance C ESC and equivalent inductance L ESC can be calculated by
+ L e (20) As given in (1), the Cu wire and graphene layers are assumed to be at the same potential. C rec and L rec can be obtained by 53502 VOLUME 6, 2018 applying the recursive scheme as follows [8] , [25] , 4 shows the p.u.l. capacitance and inductance of the Cu and Cu-graphene interconnects as functions of the barrier thickness. Here, the interconnect width and the ILD thickness are 22 nm and 39.6 nm, respectively. It is found that the capacitance is almost unchanged with the barrier thickness, while the effective inductance of the Cu-graphene interconnect appears a trend of rise with the increasing barrier thickness due to the influence of graphene kinetic inductance.
III. SIGNAL TRANSMISSION ANALYSIS
A. EFFECTIVE RESISTIVITY Fig. 5(a) depicts the effective resistivity of the Cu-graphene interconnects versus the temperature under various barrier thicknesses in comparison to their Cu counterparts. In this figure, the used parameters are as follows: w = 22 nm, t = 44 nm, h = 39.6 nm, and l Cu = 1000 µm. According to the ITRS prediction, as the interconnect width scales down to 22 nm, the barrier thickness of the Cu wire should reach 1.3 nm [12] . However, as the ITRS predictions for the barrier thickness are usually too optimistic and too challenging to achieve, the Cu wires with barrier thicknesses of 1.3 nm and 2×1.3 nm are considered as references [38] . As experimentally demonstrated in [20] , by growing the graphene barrier thickness, the specularity parameter p Cu of the Cu wire can increase from 0 to 0.23. In addition to reducing the surface scatterings, the capping of the graphene barriers on Cu can also increase the grain size [20] , [22] . Yet it is not the main focus of the present work, d g is herein assumed as w Cu . It can be observed from Fig. 5(a) that both the effective resistivities of the Cu and Cu-graphene interconnects increase linearly with the temperature. By introducing the graphene barriers, the effective resistivity can be significantly reduced. Although graphene can provide more conduction channels, increasing the graphene thickness would reduce the effective conduction area of the central Cu wire, thereby leading to increased resistivity. Furthermore, the effective resistivities of the Cu and Cu-graphene interconnects versus the technology node are plotted in Fig. 5(b) . In this figure, the barrier thickness t g at each technology node is selected from the ITRS prediction [12] . It can be seen that the advantage of the Cu-graphene interconnects over the conventional Cu wires become more salient as the technology is scaling down.
B. TIME DELAY
After extracting the circuit parameters in Fig. 2, 50% time delay of the DIL system can be calculated by [8] Note that the driver capacitance is not considered in (27) . Fig. 6 shows the time delay ratios of the Cu-graphene interconnects to their Cu counterparts. The parameters are the same as those used for producing Fig. 5(a) . It can be seen that the time delay can be significantly reduced by employing the graphene barriers, and such enhancement can be further strengthened by reducing the graphene barrier thickness.
C. FREQUENCY RESPONSE
Based on the DIL system in Fig. 2 , the input and output parameters can be expressed as [39] 
with
where s = jω is the complex frequency. As I out = sC L V out , the transfer function can be given as Fig. 7 shows the (absolute) frequency responses of the Cu-graphene interconnects with various geometrical parameters. The reference parameters are as follows: w = 22nm, t = 44nm, l Cu = 1000 µm, t g = 1.3 nm (i.e., N = 4), h = 39.6 nm, and all the other parameters are the same as those used for producing Fig. 5(a) . It is found that the frequency response of the DIL system behaves like a lowpass filter, and the bandwidth is determined by the resistancecapacitance product [39] . As shown in Fig. 7(a) , the increase in the length leads to increases in both resistance and capacitance, thereby significantly reducing the bandwidth. With the decreasing width, as shown in Fig. 7(b) , the resistance of the Cu-graphene interconnect increases, thereby reducing the cut-off frequency and bandwidth. As illustrated in Fig. 5 , the resistance of the Cu-graphene interconnects increases with the temperature. Therefore, the cut-off frequency and bandwidth are degraded at higher temperature.
D. TRANSIENT RESPONSE
After some mathematical manipulations, (33) can be written as
where the coefficients a i (i = 1, 2, . . . , and 6) can be obtained from [40] . Hence, the step response in the Laplace domain can be obtained by (35) and the transient step response is given as Fig. 9 shows the schematic of the coupled Cu-graphene interconnects. Based on the input signals between the coupled interconnects, two phase modes including k = 1 and k = −1 (i.e., common mode and differential mode) can be decoupled. The ABCD matrix of the coupled Cu-graphene interconnects can be written as (29) with the propagation constant and characteristic impedance being expressed as where L c and C c are the coupling inductance and capacitance between the coupled interconnects, respectively [37] .
IV. ANALYSIS OF COUPLED CU-GRAPHENE INTERCONNECTS
Figs. 10 and 11 show the transfer gain and transient waveforms of the coupled Cu-graphene interconnects for different modes. It can be seen that for the k = −1 mode, the capacitance increases to C ESC + 2C c , thereby decreasing the cut-off frequency and bandwidth.
V. ELECTROTHERMAL CHARACTERIZATION
In this section, the electrothermal responses of the Cu and Cu-graphene interconnects are captured and compared. As shown in Fig. 12 , an interconnect is placed above the SiO 2 /Si substrate. Here, the tantalum nitride (TaN) is selected as the barrier layer for the conventional Cu interconnect to prevent atom diffusion into the surrounding dielectric material [41] . A human-metal electrostatic discharge (ESD) current is injected into the interconnect, and its waveform is expressed as [40] i (t) (39) where the coefficients from the quadrinomial of pulse function are referred in using the COMSOL Multiphysics. The bottom temperature of the Si substrate and the initial temperature are set as 300 K. The physical properties of the materials involved are listed in TABLE 3. For the Cu-TaN interconnects with barrier thicknesses of t g and 2t g , the electrical conductivities are calculated as 1.58×10 7 S/m and 1.44×10 7 S/m, respectively, while it is 1.73×10 7 S/m for the Cu-graphene interconnect. The electrical conductivities of the horizontal and vertical graphene barriers are 4.77×10 6 S/m and 6.29×10 6 S/m, respectively. As reported in [42] , the electrical resistivity of TaN ranges from 100 µ ·cm to 6×10 6 µ ·cm, and is chosen to be 10 6 S/m in the simulation herein. Fig. 13 shows the maximum temperature responses of the Cu and Cu-graphene interconnects in the presence of the ESD pulse. The waveform of the ESD current density is also depicted in Fig. 13 (i. e., the dot-line curve). Here, the interconnect width and thickness are 22 nm and 44 nm, respectively, and the barrier thickness is approximately 1.3 nm. As aforementioned, the ITRS predictions are quite optimistic. Hence, the Cu wire with twice of the ITRS predicted barrier thickness is considered. It is found that the maximum temperatures of the Cu wires with barrier thicknesses of 1.3 nm and 2.6 nm reach 428.7K and 481.4 K, respectively. By utilizing the graphene barriers (N = 4), the maximum temperature can be reduced to 406.2K. Therefore, it can be concluded that the Cu-graphene interconnects possess superior thermal performance in comparison with the conventional Cu-TaN interconnects. This is attributed to the decreased effective resistivity.
VI. CONCLUSIONS
The Cu-graphene interconnect, which utilizes graphene as the diffusion barrier layer due to its ultrathin nature, was modeled and analyzed. The equivalent single-conductor (ESC) transmission line (TL) model of the Cu-graphene interconnect was proposed, with appropriate treatment of the capacitive and inductive couplings between adjacent graphene layers. The ESC equivalent capacitance and inductance can be extracted by using the recursive scheme. It was found that, after growing the graphene barriers, the capacitance remains almost unchanged, while the inductance slightly increases. Nevertheless, the implantation of the graphene barriers can improve the grain size and the specularity parameter of the central Cu wire, thereby resulting in significant reduction in the effective resistivity. Based on the ESC TL model, the time delays of the Cu-graphene interconnects with various physical and geometrical parameters were obtained and compared with those of their Cu counterparts. It was demonstrated that the time delay can be reduced by replacing the conventional diffusion barriers with the graphene barriers. Such trend can be further strengthened by improving the graphene quality and reducing the barrier thickness. The frequency-and time-domain analyses of the Cu-graphene interconnects were carried out subsequently. Finally, the electrothermal responses of the Cu and Cu-graphene interconnects in the presence of an ESD pulse were captured and studied. By utilizing the graphene barriers, the decreased effective resistivity leads to less Joule heat, thereby significantly reducing the temperature rise.
